• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 189 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83826E: ETHERNET PHY

Dibin C T
Prodigy 40 points
Part Number: DP83826E

In the reference schematics straps pins connected to GND through 2.49K.But in Datasheet it is mentioned that 2.49K is pulled up in order to work in MODE1.
What is the reason for 2.49K resistor is in GND in reference schematics.
image is attached below.
 
If iam used as in MODE1 can i connect the pins in Pull up state?

  • 0
    TI__Mastermind 23323 points

    Hi Dibin,

    The reference design sets the noted pins to Mode 0 with 2.49k PD.

    Please follow Table 9-6 for setting a pin to Mode 1. Internal PD pins require ~2.49k PU for Mode 1, and internal PU pins may be left open for Mode 1.

    Thank you,

    Evan