DP83867IR: Restrictions on the PHY CLK input timing

Taito Takemura

Part Number: DP83867IR

Hi team,

Could you please tell me if there are any restrictions on the PHY CLK input timing?
In the datasheet diagram, the XI Clock is applied before the power is turned on, but is there no problem if the clock is applied before any power supply?

Regards,

Taito Takemura

9 months ago

0 Evan Mayhew 9 months ago

TI__Mastermind 20442 points

Hi Taito,

There is no restriction here - it is okay to have input clock applied before power.

Thank you,

Evan

Interface

Interface forum

DP83867IR: Restrictions on the PHY CLK input timing