• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 127 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMUXHS4212: TMUXHS4212: PCIE GEN5 CLK Design

Chenqi pan
Prodigy 20 points
Part Number: TMUXHS4212

Hi Sir:

It will be used in PCIe 5.0 CLOCK 100MHz design, which can meet PCIE 5.0 delay time (what's the delay time in the 1:2 or 2:1 design?) and phase jitter needs?