• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 33 subscribers
  • Views 215 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TL16C2550: Confirmation regarding th4 of Figure 11. and th7 of Figure 12.

Shinichi Inoue
Guru 21791 points
Part Number: TL16C2550


Dear Specialists,

My customer is considering TL16C2550 and has questions.

I would be grateful if you could advise.

ｰｰｰ

I would like to confirm th4 in figure 11. and th7 in figure 12. of the timing chart.


In our system configuration;

When writing is completed, /IOW goes High → 11ns, then address Hi-Z → /CSA goes High after 10ns.

Timing chart th4 “Hold time, address valid” = Min 10ns

We cannot meet the requirements, but will there be any problems?

Or is there no problem because /IOW is High first?

Regarding read, th7= Min 10ns is not satisfied because the chip select High is delayed by 10ns.

Is it acceptable for /CSx to go High after address HiZ?

Timing Chart.tif

---

I appreciate your great help in advance.

Best regards,

Shinichi

  • +1
    TI__Guru* 75371 points
    Shinichi Inoue said:

    We cannot meet the requirements, but will there be any problems?

    Or is there no problem because /IOW is High first?

    This should be fine, Since #IOW is going high the other signals can transition later. The device itself doesn't start clocking in data until #IOW is low. 

    Shinichi Inoue said:

    Regarding read, th7= Min 10ns is not satisfied because the chip select High is delayed by 10ns.

    Is it acceptable for /CSx to go High after address HiZ?

    Yes. When writing to UART devices it's more important to set the other input pins (D0-D7, CS, A0-A2, ect..) and then toggle #IOW low last. Once #IOW goes high, the other input pins can transition. The order isn't really important on the other input pins. All the sampling of the data occurs during the falling edge of #IOW.

    -Bobby

  • 0 in reply to BOBBY
    Guru 21791 points

    Hi Bobby,

    Thank you for your reply.

    I understand the customer's usage is acceptable.

    I'll share with the customer.

    When the customer has an additional question, I consult you again.

    I appreciate your great help and cooperation.

    Best regards,

    Shinichi