Hello,
We are designing an EtherCAT module with two DP83826I Ethernet Phys.
The interface between the processor and Phys is MII.
Could you please review the design from the EtherCAT requirements and provide comments?
The schematics is attached.
Thanks and Regards,
Melbin