For PCB cost reasons I would like to avoid plugging of vias below the thermal pad of TS3DV642.
Is the example of the stencil (on page 33 of datasheet, RUA0042A) meant with open vias ?
I am afraid open vias will drain away the solder, even if only 69% of the pad is covered with solder.
The thermal pad is the only GND supply pin of the device. No via would then be possible below the thermal pad.
The space between the pads in the corners of the package is not sufficient for routing with the envisaged technology.
Is it possible and sufficient to use the "NC" pins 9 and 30 to connect the thermal pad to GND ? Pins 9 and 30 then would be connected to GND and the routes will be extended into the thermal pad.
I expect no need for good cooling in my application.
The layer 100µm below the top layer of the PCB will be a GND layer.
Would the only concern be the HF behaviour (reflections) at GHz regime ?
Many thanks