This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI84-Q1: Equal length/equal delay conditions for LVDS wiring

Guru 12065 points
Part Number: SN65DSI84-Q1

Tool/software:

Hi,

Since the data sheet says "LVDS CLK A to CLK B skew 10ps," I understand that the equal delay condition for CLK A and CLK B is 10 ps. Also, since it says "Keep lengths to within 5 mils of each other" between differential pairs, I understand that the equal length condition between differential pairs is within 5 mils.

However, there seemed to be no particular mention of equal length/equal delay between CLK A and data line A, and between CLK B and data line B. Could you please answer the equal length/equal delay conditions?

Thanks,

Conor