Tool/software:
Hi,
In our current design we changed the VDDIO from 1.8V to 2.5V, RGMII and IO levels are changed to 2.5V with respect to MAC interface. X_I clock input is referenced to VDDIO or 1.8V Clock source.
Thanks
Kevin
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hi,
In our current design we changed the VDDIO from 1.8V to 2.5V, RGMII and IO levels are changed to 2.5V with respect to MAC interface. X_I clock input is referenced to VDDIO or 1.8V Clock source.
Thanks
Kevin
Hi Kevin,
Yes you are correct, the XI input clock range need to reference 1.8V.
--
Regards,
Hillman Lin
Hi Hillman,
Our config: VDDIO=2.5V, VDDA2P5=2.5V, VDD1P0=1.0, VDDA1P8 = no external supply.
I still have a confusion how that pin is referring to 1.8V.
Ours is two supply configuration mode.
Please share your comments.
Thanks & Regards
Junehar Kevin J
Hi Kevin,
Clock circuitry is independence with other block inside the PHY. In DP83867PHY, it require 1.8V clock input if customer is using oscillator. If input clock supply is the main concern, we recommend using crystal structure.
--
Regards,
Hillman lin