This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB948-Q1: questions about Low-Speed Backward Channel I2C communications when a host is not the same side

Part Number: DS90UB948-Q1

Tool/software:

Hello,

My customer plans to use DS90UB948-Q1 on a display not having a host processor. The other side has a serializers and the host processor controlling the DS90UB948-Q1 on a display side via Low-Speed Backward Channel I2C every 10ms. And they have some questions as follows.

Q1:
Are there any cases that the host has to set or control DS90UB948-Q1 something via Low-Speed Backward Channel I2C every 10ms?

Q2:

They have experiences that they used the DS90UB948-Q1 on host processor side. But they use the DS90UB948-Q1 on not-host side for the first time. Regarding the Low-Speed Backward Channel I2C communications, are their any differences between a host is on DS90UB948-Q1 side and a host is not DS90UB948-Q1 side? Any things special they should take care about this time?

Q3:
Does TI have any documentations or app notes about initial setting sequences for DS90UB948-Q1?

Best regards,

K.Hirano

  • Hi Hirano-San,

    Q1:
    Are there any cases that the host has to set or control DS90UB948-Q1 something via Low-Speed Backward Channel I2C every 10ms?

    I'm not sure I fully understand this question. But in IVI systems a typical use-case is SoC is at the Serializer side and MCU at the Des side. In your case you don't have an MCU on the display side and your question is if back channel I2C communication still works? Can you please clarify what exactly you need ?

    Q2:

    They have experiences that they used the DS90UB948-Q1 on host processor side. But they use the DS90UB948-Q1 on not-host side for the first time. Regarding the Low-Speed Backward Channel I2C communications, are their any differences between a host is on DS90UB948-Q1 side and a host is not DS90UB948-Q1 side? Any things special they should take care about this time?

    Here is a typical architecture for 94x FPD3 device IVI system. Can you clarify what exactly your question is about? I2C will be working in both Forward channel and back channel directions. Please check this training video for information: https://training.ti.com/infotainment-ivi-back-channel-basics?context=1134310-1139225-1134308


    Q3:
    Does TI have any documentations or app notes about initial setting sequences for DS90UB948-Q1?

    948 datasheet has all the information needed to configure the device in the mode you need including all registers settings, power-up sequence, etc. 

    Regards,
    Fadi A.