• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 349 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65DSI86: Question about SN65DSI86

Jimmy Huang
Genius 3515 points
Part Number: SN65DSI86

Tool/software:

Hello：

Problem phenomenon: After multiple screen shutdowns and awakenings on the EDP screen, the screen shakes (when connected to a virtual screen, it does not shake, confirmed to be unrelated to the application layer)

There are two points for feedback:

1. TI needs to confirm whether signal reset is achieved through software settings (for the video signal on the screen)

2. Can you help me check what these two registers are for，Thanks！！！

  • 0
    TI__Mastermind 38505 points

    Hey Jimmy,

    This seems to do with the eDP screen and not the DSI86. Can we replicate this screen shake on an eDP panel from another vendor?

    Jimmy Huang said:
    1. TI needs to confirm whether signal reset is achieved through software settings (for the video signal on the screen)

    Restarting and reprogramming the registers should reset the video output. Depending if the EN is controlled by a GPIO pin you should be able to do this.

    Jimmy Huang said:
    2. Can you help me check what these two registers are for，Thanks！！！

    Address 0xF6 thru 0xF7 report errors associated with DSI to DP video timing. Typically, errors are set in these registers when video timing programmed into DSI86 doesn’t match timing received on the DSI interface. It is important the DSI86’s video registers located from 0x20 thru 0x3A match video timing used by the DSI source. The DSI86 will derive the DP timings from values programmed into these registers.

  • 0 in reply to Vishesh Pithadiya
    Genius 3515 points

    Hello Vishesh ：

    1、Restarting and reprogramming the registers should reset the video output. Depending if the EN is controlled by a GPIO pin you should be able to do this.

    ——This is a problem raised by the screen manufacturer, who believes it is a compatibility issue between the screen and TI. It is necessary to clear the data between sending two frames of the screen, rather than pulling up the EN pin according to the timing sequence as previously understood;

    2、When an exception occurs, the customer sees that the SN65DIS86 register is abnormal;

    ——According to the following datasheet, the customer may not fully understand the specific reasons and would like to know what possible causes could lead to such a problem, so that the customer can investigate and resolve the issue,

  • 0 in reply to Jimmy Huang
    TI__Mastermind 38505 points

    Hey Jimmy,

    There could be a variety of issues that cause this problem and its difficult to narrow down with the information given. If possible are you able to disable the VSTREAM_ENABLE bit when power cycling the monitor, and reenable when the monitor is connected? This may be in issue where the DSI86 is sending out data (as expected) but he monitor is in its initialization sequence after powerup and this puts the monitor in an odd state.