• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 33 subscribers
  • Views 230 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB947-Q1EVM: TP lost

Yao YunXuan
Prodigy 200 points
Part Number: DS90UB947-Q1EVM


Tool/software:

Hi Team,

Sometimes, we can see a bug: soc can not receive any touch positions from display panel,

This is the NG i2cdump of 947:

This is the normal i2cdump of 947:

The values of  0x0a and 0xC7 are different.

And what is the meaning of 0xC7[6] : Interrupt on Receiver Detect interrupt: A downstream receiver has been detected?

Is it mark 947 has been received a interupt pass through 948? 

Best Regard.

  • 0
    TI__Mastermind 22105 points

    Hi Yao,

    0x0A is the 8 least significant bits of CRC errors on the back channel. Fluctuations between 12h and 13h is negligible and not a noteworthy difference. 0xC7[6] can be utilized as an interrupt that triggers when a downstream receiver has been detected.

    I think some additional context would be helpful in this case. For starters, can you elaborate on what you mean by "sometimes the SoC cannot receive any touch inputs from display panel"? Does this mean during some power cycles the SoC can receive the touch input interrupts and some power cycles cannot? Or does this mean over one continuous power cycle, the interrupts from the touch input are sometimes detected but sometimes not detected? 

    Best,

    Nikolas

  • 0 in reply to Nikolas Antonucci
    Prodigy 200 points

    Hi Nikolas,

    If we want to use REM_INTB for TP interrupt, wether we shall init 947 and 948 or not?

    And wether in some special situation, the mcu would can not pull down 948's rem_intb pin?

    Best regards.

  • 0 in reply to Yao YunXuan
    TI__Mastermind 22105 points

    Hello Yao,

    No additional register configurations are needed to monitor the INTB_IN of the 948 with the REM_INTB of the 947. As long as the SER and DES are linked, then 947 REM_INTB will be mapped with 948 INTB_IN automatically.

    Best,

    Nikolas