This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN65LVCP408: I2C timing specification

Part Number: SN65LVCP408

Tool/software:

Looking closely at the datasheet to try and understand the following specification:

I2C internal register setup time, SDA to SCL  = 250 uS min.    

This is not clearly defined in the datasheet.. Can you please clarify what this means?  Is this a typo ?

Thanks

  • Hi,

    The description for this is a bit confusing, but it refers to I2C data set up time.  Note that this table is largely based on Table 11. Characteristics of the SDA and SCL bus lines for Standard, Fast, and Fast-mode Plus I2C-bus devices from the I2C specification.  I would recommend reviewing this table and the associated timing diagram.

    I noticed while looking at I2C specification that there is likely a typo in the data sheet.  I expect the setup time is supposed to be 250 ns instead of 250 us.  250 us does not make sense for data setup time given that clock period for standard 100 kHz I2C is 10 us.

    Thanks,

    Drew

  • Thank you for confirming!