Other Parts Discussed in Thread: SN74AXC4T245
Tool/software:
Hello,
For SCL and SDA pins, does TCA9416 also have any maximum rise/fall time (tr/tf) spec like CMOS based level shifter as SN74AXC4T245?
Best regards,
Best regards,
K.Hirano
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
Hello,
For SCL and SDA pins, does TCA9416 also have any maximum rise/fall time (tr/tf) spec like CMOS based level shifter as SN74AXC4T245?
Best regards,
Best regards,
K.Hirano
Hi Kazuhiko,
The rise/fall time specs of the device are listed in section 6.7 of the datasheet:
Regards,
Tyler
Tyler,
If SCL or SDA input signal rise or fall time is larger than tr/tf(max) what goes wrong?
Best regards,
K.Hirano
Hi K. Hirano,
If the customer is seeing SCL and SDA go outside I2C specification for a specific target device (according to the NXP I2C standard), this might affect the way the target device reads the I2C data going in.
For the TCA9416, these rise time specs for A-side and B-side are simply the characteristics of the level translator, not necessarily the rise-time/fall-time of the signal at the input of the target device.
Regards,
Tyler