• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 169 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS110DF410: About Evaluation Board UG

Atsushi Ueji
Prodigy 10 points
Part Number: DS110DF410
Other Parts Discussed in Thread: DS100DF410, DS125DF410, DS125DF410EVM

Tool/software:

Refer:www.ti.com/.../snlu126c.pdf f_url=https%253A%252F%252Fwww.ti.com%252Fproduct%252Fja-jp%252FD

① Could you provide a searchable schematic ""pdf"" for 6.Schematic, as the current schematic captures attached do not allow for signal name searches?(Purpose: Unable to search for signal names due to schematic capture attachments.)

② Regarding the loop filter connection between LPF_REF_x and LPF_CP_1, the evaluation board uses jumper leads (Loc.J28, J29, J30, J31). What is the purpose of this? Is it unnecessary during design?

③ Regarding REFCLK, we understand that the evaluation board allows oscillator EN control via a debugger header.But for DS110DF410, there is no sequence requirement between VDD and REFCLK. Connecting VDD=2.5V directly/simultaneously with the oscillator EN (REFCLK output) is acceptable. Is this understanding correct?

④ The LDO (LP3874EMP-2.5) circuit allows EN control via a debugger header. Is it acceptable to connect Vin directly to SD_N　?(similar to question ③)

  • +1
    TI__Mastermind 27560 points

    Hi,

    1. Here is a searchable schematic for DS125DF410EVM. Note that DS125DF410 is pin-to-pin compatible with DS100DF410 and both EVMs share the same design.

    DS125DF410EVM_SCH.pdf

    2. I believe these headers were included on the EVM for evaluation/debug purposes. I do not recommend shorting these leads with a jumper or otherwise modifying the LPF pin connections.

    3. Yes that's correct, there is no sequencing requirement between power supply and refclk. I recommend simply leaving the REF ENABLE switch (SW5) in the ON position.

    4. No additional configuration is necessary to enable the LDO. The board will be powered by simply supplying 3.3V to J1. Alternatively, you can short J5 with a jumper to disable the LDO and supply 2.5V directly to J4.

    Best,

    Lucas

  • 0 in reply to Lucas Wolter
    Prodigy 10 points

    Thanks you for your reply.

    I can see sch , and understanded all.

  • 0 in reply to Atsushi Ueji
    TI__Mastermind 27560 points

    Great, thank you for your confirmation.

    Best,

    Lucas