• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 240 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLK2711-SP: Inquiry about PCB design

JH Shin
Guru 11190 points
Part Number: TLK2711-SP

Tool/software:

Hello,

My customer will be using the TLK2711-SPs in the following format:

Could you please provide a PCB design guide for the path between the FPGA and the TLK2711-SP with and without level shifter?

For example, is it correct to design the routing length without the level shifter (length from the FPGA to the TLK2711-SP) to be the same as the total routing length ignoring the level shifter body width (length from the FPGA to the level shifter input pin + length from the level shifter output pin to the TLK2711-SP)?

Thank you.

JH

  • 0
    TI__Mastermind 28240 points

    Hi JH,

    I'd like to better understand your customer's design goals before I give a recommendation.

    Do data signals routed with and without the level shifter need to be synchronized? Is this a bidirectional application, meaning the FPGA will both transmit to and receive from each TLK device?

    I see that these links are labeled as LVDS. Note that TLK2711-SP has a VML transmitter and receiver. Has this been considered in the design to meet VML requirements? I'm assuming the FPGA is connected to the high-speed side of the TLK device, can you confirm this is correct?

    For general layout guidelines, you can refer to the TLK2711EVM board. Here are gerber files which can be used to extract routing information.

    CDS25770.zip

    Best,

    Lucas

  • 0 in reply to Lucas Wolter
    Guru 11190 points

    Hi Lucas,

    Thank you for your reply.

    I have replied to private message. Please let us know if you have any further questions.

    Regards,

    JH

  • 0 in reply to JH Shin
    TI__Mastermind 28240 points

    Hi JH,

    Thank you for following up via PM. I'll review and get back to you tomorrow, US time.

    Best,

    Lucas

  • 0 in reply to Lucas Wolter
    Guru 11190 points

    Hi Lucas,

    I'm having trouble with my PM menu so I'm contacting you here.

    Is there any material, such as an application note or simulation tool, that would allow a user to calculate the propagation delay due to trace length and propagation delay of the level shifter?

    Thanks,

    JH

  • 0 in reply to JH Shin
    TI__Mastermind 28240 points

    Hi JH,

    Unfortunately I'm not aware of any propagation delay calculator or app note. I suggest that you post a new E2E question with the level shifter part number to check if the level shifter team has any relevant resources.

    Best,

    Lucas