• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 163 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDP0604: TDP0604

Gino Lee
Prodigy 30 points
Part Number: TDP0604
Other Parts Discussed in Thread: STRIKE

Tool/software:

TDP0604.pdf

Hi,

I use TDP0604 as DVI level shifter.

Please help to review schematic.

I have below question.

1.The panel is HDMI v1.4b up to 3.4 Gbit/s per lane, so I think CTLEMAP_SEL is  MAPB. Am i right?

2.LINEAR_EN: TDP0604 sink HDMI signal form SOC, and transfer it to connector. Pin LINEAR_EN should be set 1 or 0?

3. DDC Function: My colleague suggest me to add a DDC lever shifter(U122). Does TI suggest add lever shifter in my design? If yes, should I set Pin mode to R DDC disnable?

  • 0
    TI__Mastermind 30080 points

    Hi Gino,

    1. Yes CTLSEL MAP B should work for that data rate.

    2. Since the TDP0604 is between the HDMI source and connector, this would be a source application. I recommend using limited mode by setting LINEAR_EN to '0'

    The benefit of limited mode is having the option to adjust your signal pre-emphasis via the TXPRE pin and the signal swing via the TXSWG pin. 

    3. TDP0604 has an integrated DDC level shifter so you may not need an external shifter. 

    I recommend reading section 8.3.12 of the datasheet for more info on the DDC buffer/level shifter to see whether it will work for your application. If you do use an external shifter, you should allow the TDP0604 to snoop the DDC lines through either the LV or HV DDC pins. If snooping through the LV pins, you should disable the DDC buffer by setting MODE to 'R'. If snooping through the HV pins, you should enable the DDC buffer by setting MODE to '0'

    I have a couple comments on the schematic:

    • You route the DDC lines through the TCA9509DGKR instead of through TDP0604. If using an external level shifter/buffer, please follow the LV or HV snooping diagrams in the TDP0604 datasheet (LV example shown below). This allows the TDO0604 to snoop the DDC communication:
    • I do not see any de-coupling capacitors on your +V3.3S power rail. I recommend adding one 0.1uF capacitor to GND near each VCC pin on our device (4 total) and one larger 10uF capacitor somewhere on the power rail.
    • I do not see the connection from the TDP0604 to the HDMI connector. Make sure you have ESD protection that will protect the TPS0604 in the event of an ESD strike to the connector.

    Best,

    Shane