• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 168 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB947-Q1: Guidance on Interfacing Single-Channel LVDS with DS90UB947-Q1

Abhishek Sonar
Prodigy 80 points
Part Number: DS90UB947-Q1

Tool/software:

Hello,

We are planning to use the DS90UB947-Q1 serializer, which supports dual-channel LVDS with 8 lanes (inverting and true LVDS inputs). The SoC we are planning to use, however, provides a single-channel LVDS output with 4 lanes.

Could you please guide us on how we can interface this single-channel LVDS output with the DS90UB947-Q1? Additionally, it would be highly appreciated if you could share any application notes or reference schematics that address this configuration.

Looking forward to your valuable input.

Regards,
Abhishek Sonar

  • 0
    TI__Mastermind 34235 points

    Hi Abhishek,

    For single LVDS input, the unused 947 input pins (D4±, D5±, D6±, and D7±) can be left as NC or terminated with a 100Ω differential termination.

    Reference E2E: Link

    For all LVDS traces, the 100Ω differential termination is recommended to be as close as possible to the 947 input pins as shown below. You can refer to the 947 EVM for schematic and routing guidance. If you prefer, I can email you the 947 EVM files for further detail.

    Best,

    Jack