• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 3 answers
  • Subscribers 33 subscribers
  • Views 205 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Power management forum

Ryuuichi machida
Guru 12695 points
Part Number: TPS65987DJEVM
Other Parts Discussed in Thread: TPS65987DDJ, TPS65987, TPS65987D, TPS65987DDK

Tool/software:

Hi,

I would like you to confirm purpose for "S1" of TPS65987DDJ EVM.
According to user's guide (slvubo9a.pdf), "S1" is implemented between FTDI and TPS65987, however, I'm not sure how these switch should be controled.
Can I leave this switch always “enabled” for I2C and SPI ?

Best Regards,

  • 0
    TI__Mastermind 30392 points

    Hi, 

    TI U.S. is on Holiday today. Please expect some delay in responses. 

    Best Regards, 

    Aya Khedr 

  • 0
    TI__Mastermind 30392 points

    Hi Ryuuichi, 

    See below table for the purpose of S1 on the Evaluation Module. For S1, make sure to leave all six switches in the ON position (to the right) for flashing a project and debugging.

    Best Regards, 

    Aya Khedr 

  • 0 in reply to Aya Khedr
    Guru 12695 points

    Hi,
    Thank you for your reply.
    >See below table for the purpose of S1 on the Evaluation Module. For S1, make sure to leave all six switches in the ON position (to the right) for flashing a project and debugging.
    Yes, I recognize. What I want to confirm is there is any sequence or restriction when we set switches "ON".
    For example, is it OK we set swtiches "ON" before enabling power both TPS65987D and FT4232HL ?

    The background of this question is I'm not sure pin conditon of each TPS65987 and FT4232HL for SPI interface.
    Case of TPS65987, When powering up, boot sequence will run. In this case, CLK, CS and output pin of SPI interface will work as "OUTPUT"(act as "Master"), however after finishing boot sequence, I'm not sure what setting these pins are applied.
    If these pins keep "OUTPUT" function, the SPI output from FTDI will conflict.
    What I am concern is kind of above case.

    Best Regards, 

  • 0 in reply to Ryuuichi machida
    TI__Mastermind 30392 points

    Hi Ryuuichi, 

    The purpose of S1 on the EVM is to have the ability to disconnect the FTDI chip in cases where another adapter, such as the aardvark, is used to flash the TPS65987EVM (evaluation purposes). 

    Ryuuichi machida said:
    For example, is it OK we set swtiches "ON" before enabling power both TPS65987D and FT4232HL ?

    Yes, that should be fine. 

    Best Regards, 

    Aya Khedr 

  • 0 in reply to Aya Khedr
    Guru 12695 points

    Hi,

    Thank you for your reply.
    >Yes, that should be fine.
    Understood. By the way, After finishing boot sequence, which setting is applied to SPI interface of TPS65987DDK ? Controller act as "Master" or "Slave" ?

    BR,
     

  • 0 in reply to Ryuuichi machida
    TI__Mastermind 30392 points

    Hi Ryuuichi, 

    After the boot procedure, the TPS65987DDK does not really interact with the SPI Flash. My recommendation would be to avoid any FTDI writes to the PD controller during the boot procedure. Once the device has booted, there shouldn't be any conflicts with the FTDI writing/reading to the PD. 

    Best Regards, 

    Aya Khedr