DP83867E: DP83867ERGZ POWER UP SEQUENCE

Yoel Ben-Naim

Part Number: DP83867E

Tool/software:

Hi,

At the DP83867ERGZ datasheet the power shows that the clock should be running prior to the VDD, but it doesn't show how long before VDD is stable.

Can anyone tell me if it's critical that the clock will be running prior to VDD ?

0 Evan Mayhew 7 months ago

Hi Yoel,

Clock must be available at power ramp for PHY to power correctly.

If it is not available, it's recommended to hold RESET_N low and release it at least 100us after clock is stable.

Thank you,

Evan

Interface forum