• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 105 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDP1204: EN threshold and td_pg

Hideki Hayashi1
Expert 8390 points
Part Number: TDP1204

Tool/software:

Hi team,

1. VIH_EN is range from 0.8V(min) to 3.6V(max) with condition VIO=3.6V. Customer's VIO is 1.8V. Is it ok to understand as 0.8V(min) same as datasheet? 

2. td_pg is 5ms(max). Can you please share the minimum? It is no problem for actual value you experienced or tested.

Best regards,

Hayashi

  • +1
    TI__Guru**** 176611 points

    Hayashi-san

    The EN pin has an internal 250k pull-up to VIO, and the VIH and VIL threshold for the EN pin is set for the lowest VIO. So even with VIO at 1.8V, 0.8V (min VIH_EN) still applies. 

    Td_pg is an internal power-up de-assertion delay, we do not have a way to measure its minimum value.

    With the EN pin having an internal pullup, instead actively driving the EN pin, you can have an external pulldown capacitor. The external pulldown capacitor along with the internal pullup resistor, will create a passive RC time constant delay circuit. This passive circuit would be sufficient to meet the TDP1204 power-up timing requirement.

    Thanks

    David