• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 34 subscribers
  • Views 163 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TD510E: DP83xxxbaseT1 series in very low power mode

ätrock Pouget
Prodigy 10 points
Part Number: DP83TD510E

Tool/software:

Hi

For a full propitiatory point to point link, I am looking to decrease de power supply (and the transfer rate)?

I mean I set a lower frequency x-tal (or external source) on both ends. I increase the source and load resistors.

Does it work?

Is the supply current lower?

Thanks

  • 0
    TI__Mastermind 25955 points

    Hi Pouget,

    We will reach out to you by the end of today.

    --

    Regards

    Hillman Lin

  • 0 in reply to Hillman Lin
    TI__Expert 6405 points

    Hi Pouget, 

    I wanted to understand the application here a bit better. 

    Are you trying to achieve a lower power consumption for this device?

    The input clock frequency has strict requirements laid out in this section of the datasheet. Lowering the clock frequency would not meet these requirements and may cause the PHY to behave undeterministically. Straying away from these requirements is not advised for the proper functioning of the PHY. 

    If the goal is to indeed minimize the power dissipation of the device, you could use the device in dual-supply mode to minimize this. 

    Best,

    Vivaan

  • 0 in reply to Vivaan Jaiswal
    Prodigy 10 points

    Hi

    Sorry for the late answer.

    I saw this device as a generic RS232/422/485 etc or other serial replacement with majors advantages

    * It carries blocs of 4 bits rather than single bits. It has a data available signal (coming from the 4B/5B). These 2 points make the synchronisation more easy for IoTs using FPGA

    * It can carry, on same twisted pair, the in, the out and the power supply (assume it can be separated with coils and capacitors)

    * It is designed to work even with high voltage discharges

    However, the consumption is a little bit high. It can be lowered a bit using complex circuits to get many voltages.

    My question is does the circuit could have work e.g. for 100K link with a 250KHz clock on both sides

    Regards

  • 0 in reply to ätrock Pouget
    TI__Expert 6405 points

    Hi Pouget, 

    Unfortunately, these devices are designed to be able to perform with specific input clock requirements. Such an application does not meet these requirements and is not feasible. The link speed is fixed to be 10Mbps

    Best,

    Vivaan