Other Parts Discussed in Thread: ALP
Tool/software:
Hi team,
Tier 1:PATEO
OEM: Dongfeng
The SOC is 6125. During the system startup phase, the screen ti948 chip is powered on. After the host ti941 is initialized, the 948 ID is obtained by reading the 0x06 register.
Currently, there is a problem that there is a probability of reading the wrong 948 ID by reading the 941 0x06 register. By adding log analysis, data anomalies caused by voltage anomalies and lock instability are eliminated.
The 7-bit address of screen 948 is 0x34, and the two error addresses read currently are 0x32 and 0x3f respectively.
If it is caused by abnormal communication between the adder and deserializer, I want to know the process of reading 941 0x06 abnormality, whether there is a security mechanism such as verification in the process of automatically obtaining the deserializer address after the adder and deserializer connection is established, and give an effective repair solution for this problem.