• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 205 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDES960: Is sleep is required between SerDes register

kanna
Intellectual 335 points
Part Number: TDES960


Tool/software:

Hi,

I am configuring the following deserializer registers before enabling the stream on the Xavier NX SOM:

  • CSI_PORT_SEL (0x32)
  • CSI_CTL (0x33)
  • FWD_CTL1 (0x20)

Is it necessary to include a delay between writing to these registers?