Tool/software:
We're having an issue right now where LVDS clock and data signals back powers our display panel before we get a chance to enable the GPIO from the deserializer that gates 3.3V display panel power rail. This is causing some power sequencing issues with our display panel. Wondering if there is a way to disable the LVDS clock and data signals by default and then commanding it on when we're ready.
