This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCAN1043-Q1: nfault pin internal structure and pull low behavior analysis

Part Number: TCAN1043-Q1
Other Parts Discussed in Thread: TCAN1043, , TCAN1043A-Q1

Tool/software:

Hi team,

1. What is the internal architecture of nFault pin? it is open drain or push pull? didnt find it in datasheet

not sure if below description means it is push pull output, pull up to VIO?

2. when TCAN1043 power pin (VCC VIO VSUP ) all in normal range, and Wake pin connect to GND, under which condition nFault pin will pull low?

 

even enter sleep mode, but VCC VIO are within normal supply range, nfault should not be pull low, right?

Thanks

Scarlett