This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCAN1465-Q1: Fail-safe Mode Transition and Configuration Questions

Part Number: TCAN1465-Q1

Tool/software:

Hi team,

I'm currently working with the TCAN1465-Q1 and have some questions regarding the Fail-safe mode behavior and configuration:

1. Mode transitions after entering Fail-safe Mode

According to Figure 8-10 (state diagram) in the datasheet, it appears that the device may transition from Fail-safe Mode to other modes such as Standby, Sleep, or Any State.

1-1. Are the conditions for these transitions documented somewhere?

I couldn't find clear explanations in the FSM Note, so I would appreciate clarification on:

   * What conditions trigger transitions from Fail-safe Mode to other modes?

   * if such a transition occurs, will the FSM bit in the INT_3 register be automatically cleared?

     (the datasheet mentions that this bit can only be cleared while in Fail-safe mode, so I'd like to understand whether this is done automatically during a transition.)

1-2. when the device remains in Fail-safe Mode, Is SPI communication still available?

The datasheet states that SPI status is determined by the type of fault, but could you clarify:

   * Which specific faults affect SPI communication?

   * How exactly the SPI behaves under such conditions?

2. Disabling Fail-safe Mode after a fault during startup

Is it possible to disabled the Fail-safe Mode While the device is already in Fail-Safe mode, due to faults that occurred during Startup?

3. Preventing entry into Fail-safe Mode at startup

Is there any way to disable or prevent automatic entry into Fail-safe mode during startup?

Thank you in advance, and I look forward to your reply.

Best regards,

  • Hi Jiho,

    1-1. You can find the transition conditions in the fail-safe mode note, which is the 8.4.6.2 in the latest preliminary datasheet. The FSM bit is not self-cleared. 

    1-2. If the fault condition is UVIO, SPI will not be available. The SPI interface requires VIO present to work.

    2. Yes it is possible. The device will then behave as "fail-safe mode disabled" block which is described in the figure 8-10.

    3. No, fail-safe mode is enabled by default (This is not configurable). You need to write command to disable after power up, once VIO is supplied.

    Regards,

    Sean