• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 121 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83869HM: Datasheet timing table clarification

Mohammad Heydari
Prodigy 10 points
Part Number: DP83869HM

Tool/software:

Hi,

I am trying to prepare FPGA timing constraints in order to connect to DP83869HM PHY via RGMII interface. I am confused about the timing tables and diagrams provided in the datasheet. Therefore, I would like to ask your support for clarification.

I would like you to confirm my understanding is correct as below:

- Section 6.6: OUTPUT TIMING table corresponds to TX signals from PHY to FPGA.

- Section 6.6: RGMII INPUT TIMING table corresponds to RX signals from FPGA to PHY.

- Section 6.7: Figure 6-6. RGMII Transmit Multiplexing and Timing Diagram corresponds to TX signals from PHY to FPGA.

- Section 6.7: Figure 6-7. RGMII Receive Multiplexing and Timing Diagram corresponds to RX signals from FPGA to PHY.

Thanks in advance,

  • 0
    TI__Genius 12716 points

    Hi, 

    Mohammad Heydari said:
    - Section 6.6: OUTPUT TIMING table corresponds to TX signals from PHY to FPGA.



    If you are referring to this table, this means RX signals from the PHY to the FPGA (MAC). 


    Mohammad Heydari said:
    - Section 6.6: RGMII INPUT TIMING table corresponds to RX signals from FPGA to PHY.

    This refers to TX signals from the FPGA to the PHY. 




    Mohammad Heydari said:
    - Section 6.7: Figure 6-6. RGMII Transmit Multiplexing and Timing Diagram corresponds to TX signals from PHY to FPGA.


    This refers to the TX signals from the FPGA to the PHY. 


    Mohammad Heydari said:
    - Section 6.7: Figure 6-7. RGMII Receive Multiplexing and Timing Diagram corresponds to RX signals from FPGA to PHY.


    This refers to the RX signals from the PHY to the FPGA. 

    These are because RGMII specification outlines the signal of the PHY from the MAC side. 

    Please let me know if you have any other questions. 

    Best,

    J

  • 0 in reply to J
    Prodigy 65 points

    Why is there a mismatch in naming time intervals on the diagrams and in the tables?

  • 0 in reply to Andrei Smaliarou
    TI__Genius 12716 points

    Hi Andrei, 

    I apologize for the confusion. The team will take note of that and will fix it. 

    Best,
    J