Part Number: DS90UB954-Q1
Tool/software:
Hi TI,
Please explain the values received on EQ_STATUS (AEQ_STATS register (addr 0xD3) bits 5:0).
What range is possible? valid?
(If this is the EQ lock level i'd expect 4 bits (0-F), and if it is 2 steps lumped together then i'd expect 8 bits.)
We have a user claiming to read (sometimes) 0x27 with correlation to get lock failure when this number is obtained, is that possible?
thanks a lot,
amotz