• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 36 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB948-Q1: LVDS tLVLHT and tLVHLT time

Alan Xia
Genius 9610 points
Part Number: DS90UB948-Q1

Tool/software:

Hi team，

The following figure shows the requirements for LVDS Rise and Fall time. If they are not met, what will happen? Because there is no requirement for LVDS Rise and Fall time at the LVDS receiving end of the chip.

  • 0
    TI__Mastermind 21305 points

    Hi Alan,

    Alan Xia said:
    The following figure shows the requirements for LVDS Rise and Fall time. If they are not met, what will happen?

    If the requirements are not met, unexpected behavior may occur.

    Alan Xia said:
    Because there is no requirement for LVDS Rise and Fall time at the LVDS receiving end of the chip.

    By "LVDS receiving end of the chip" do you mean the FPD-Link input of the DES? Please refer to the corresponding SER data sheet the customer is utilizing for FPD-Link III output high-to-low and low-to-high transition times.

    Best,

    Nikolas