This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV2412: Input Jitter Specifications (Figure 16 and tIIT)

Guru 14700 points

Part Number: DS92LV2412

Tool/software:

Hi,

We are currently evaluating the DS92LV2412 device and would like to inquire about the following two points regarding the input specifications described in the datasheet:

Q1. Regarding the input eye diagram shown in Figure 16
In the figure, parameters such as RxIN_TOL and tRJIT are indicated, but we could not locate any quantitative values or specification limits for these in the datasheet.
Could you please advise how we should evaluate or interpret this eye diagram? Specifically, which specification values should be used as the criteria for judging compliance?

Q2. Regarding item 7.11, “tIIT (Input Jitter Tolerance)”
Only a typical value is provided for tIIT. Is it correct to interpret that the deserializer will operate correctly as long as the input jitter does not exceed this typical value?
Also, is it correct to understand that tIIT represents the total timing variation (i.e., the sum of left and right deviation) of the “Ideal Data Bit” window shown in Figure 16?

Thanks,

Conor

  • Hi Conor,

    We are looking into this and will get back to you as soon as possible.

  • Hi Hamzeh,

    Thank you! I would be very grateful if you could respond as soon as possible.

    Thanks,

    Conor

  • Hi Conor,

    In the figure, parameters such as RxIN_TOL and tRJIT are indicated, but we could not locate any quantitative values or specification limits for these in the datasheet.
    Could you please advise how we should evaluate or interpret this eye diagram? Specifically, which specification values should be used as the criteria for judging compliance?

    Here is the Des input jitter tolerance ranges which tells you the max and min jitter frequencies at different UI (Unit Interval). There is also a Vth and Vtl minimum and maximum. For example, it shows that frequencies higher than 6 MHz give a jitter tolerance of 0.5 UI meaning you would have a sample interval of 0.5 UI. 

    Only a typical value is provided for tIIT. Is it correct to interpret that the deserializer will operate correctly as long as the input jitter does not exceed this typical value?
    Also, is it correct to understand that tIIT represents the total timing variation (i.e., the sum of left and right deviation) of the “Ideal Data Bit” window shown in Figure 16?

    Yes, as long as the jitter frequency and UI are within this range, then the deserializer should work properly. tIIT is a typo and does represent the tRJIT in figure 16 which is the RxIN_TOL (Left + Right).

    Best,

    Zain A.