This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Roland,
An ESR of around 100-200ohms would be good.
Regards,
Sandeep.
Sandeep,
What do you mean with an ESR?
I was asking for a jitter spec ..?
Roland
Roland,
Sorry, I thought you were going to use a crystal, didn't realize that there is an option to use 48MHz clock instead of a crystal for TUSB2046B. This is an old design, I'll have to digup specs to find out what the tolerance is on the internal PLL. Will get back to you soon on this.
Roland,
I checked with our internal PLL design for TUSb2046B and the clock must meet the USB 2.0 full speed jitter spec as outlined in Table 7-9 of the full speed spec (available at http://www.usb.org/developers/docs/). The source jitter tolerance TDJ1 has to be between -3.5 (min) to 3.5 (max) ns. TDJ2 has to be between -4 to 4 ns.