• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 308 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Serializer from TI SN65LV1023ADB.My reference number is SR#1-735951762

Bhagyalakshmi V
Prodigy 20 points

Hello, I am Bhagyalakshmi V pursuing my M.Tech (VLSI Design &Testing) and i am given with the project to test the funtionality of IC SN65LV10233ADB Serializer from Texas Instruments.please share the more Information about SYNC Pin(1&2) what connection should be made. Also i am not able to find Data at the output terminal(load connected )for any data pattern i get the clock pattern as output my problem is data is not locking with the clock so pls help me in this regard should i generate a SYNC pattern or where am i going wrong.Dec 30 is last date for me to submit the project.please please help me in this regard]

  • 0
    TI__Guru 62920 points

    Hi Bhagyalakshmi V,

    When either SYNC1 or SYNC2 are asserted high for at least 6 cycles of TCLK, the serializer sends SYNC patterns to the deserializer.  This should be done before data is sent, because it allows the deserializer to identify the 10-bit word boundary of the incoming data (i.e., it needs this to know which bit is bit 0, bit 1, etc.).  After the deserializer is synchronized, its /LOCK output will go low and the parallel output data will be valid.  The serializer should then stop sending SYNC patterns and send normal data.  To send normal data, both SYNC1 and SYNC2 need to be low.

    Good luck with your degree!  Let me know if you have any additional questions.

    Best regards,
    Max Robertson
    Analog Applications Engineer
    Texas Instruments