• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 71 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS125BR111: seting of AD{0:3}

Adrian Burr
Prodigy 20 points
Part Number: DS125BR111
Other Parts Discussed in Thread: DS100BR111,

Tool/software:

hi

are the SMBus address lines able to be changed whilst powered or is a PWDN required to re-latch them?

we are driving the AD lines after power up from an FPGA.

data sheet appears to to detail this.

regards

  • 0
    TI__Mastermind 36443 points

    Hi Adrian,

    We're checking on this and will get back to you this week.

    Thanks,

    Drew

  • 0 in reply to Drew Miller1
    Prodigy 20 points

    thanks, read the datasheet fully but no mention of dynamic powered address change. just need to know as this would affect design.

  • 0 in reply to Adrian Burr
    TI__Mastermind 36443 points

    Hi Adrian,

    I do not have a DS125BR111 on hand, but have a DS100BR111.  These are very similar devices, so I expect the results of my test to apply to DS125BR111.

    Based on my testing, the SMBus address is latched at PoR.  In order to re-latch the address, you will need to power cycle the device.

    Test:

    • DS100BR111 in SMBus slave mode
    1. Power on device with AD[3:0] = 4b0000.
    2. Read registers 0x00-0x06 with address 0x58: 00 00 00 00 00 00 10
    3. Change to AD[3:0] = 4b0001
    4. Read registers 0x00-0x06 with address 0x58: 00 00 00 00 00 00 10
    5. Read registers 0x00-0x06 with address 0x59: NACK
    6. Power cycle the device
    7. Read registers 0x00-0x06 with address 0x59: 08 00 00 00 00 00 10

    Thanks,

    Drew