This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TC811R-Q1: Why the IO_CTRL2 default value to be set forcely to enable Clock output

Part Number: DP83TC811R-Q1


Tool/software:

hello support,

we faced a strange case in DP83TC811R-Q1 PHY,

after PHY bootup ( control by reset pin), no signal output from CLKOUT pin,

only after set register 0x0463 with 0x0001, the clock signal can be read from CLKOUT pin 

beaed on your Datasheet, that register default value is 0x0001, 

I have doubts, why need set the register with default value to trigger output XI clock? is the PHY default value not effective?