• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 168 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DP83TG720S-Q1: power up timing

DP83TG720S-Q1: Timing/Power-up Anomaly?

Fatima Elfasi
Prodigy 200 points

Part Number: DP83TG720S-Q1

Tool/software:

Hi,

I received a question about a power-up anomaly from my customer. I have included the question and a screenshot of what they are seeing. 

Thanks in advance for your help and please let me know of any follow-up questions you may have.

Upon power up, the 3.3 V rail starts ramping at the same time the RESET_N is set high with a microcontroller. Is this an acceptable power up sequence for the PHY? Or does the RESET_N need to be held low until the VDDIO supply is stable.