This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75DPHY440SS: The application issues of chips

Part Number: SN75DPHY440SS

The N65DPHY440 SS mipi enhanced chip requires some technical support:

1.Are there any relevant materials regarding the upper limit and configuration requirements of the input/output link length?

2. Could you provide the IBIS model of this chip? Our R&D department will conduct a high-speed signal simulation

  • Hi,

    The DPHY440 supports up to 5dB RX EQ compensation at 750MHz and 2.5dB TX DE compensation on its TX. These features were intended to some extent to compensate the ISI loss in the channel. It’s hard to tell a max transmission distance, with different transmission materials may have different results, also the clock rate, source signal swing, DE level of source signal, EQ capability of end point receiver will take an effect.

    We only have the encrypted HSPICE model available for DPHY440. The model is provided as is and we can't provide any support for it.

    Thanks

    David