• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 123 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75LVPE5421: SMBUS/I2C access timing

Tiger Yeh
Expert 5765 points

Part Number: SN75LVPE5421
Other Parts Discussed in Thread: TIGER

Hi,

Is there any requirement for SMBus/ I2C access timing with TI PCIe Gen5 redriver/redriver Mux?

For example, whether this is any timing requirement to have the first SMBus/I2C access after VCC stable?

Is it okay to write register before power down is low?

 

Please advise!

Thanks and Best regards,

Tiger

  • 0
    TI__Mastermind 26791 points

    Hi Tiger, 

    Please follow the I2C timing requirements in the datasheet. 
    As long as the VCC is stable and setup/hold time is met, there is no timing requirement for I2C access.
    It is okay to write to registers when the device is in power down mode. 

    Best,
    J