• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 34 subscribers
  • Views 158 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS100BR410: DS100BR410 PCIe 3.0 + Clock signal

Michał Gen
Prodigy 10 points

Part Number: DS100BR410

Dear Support Team,

I have a technical question regarding the DS100BR410 (quad-channel redriver). I am considering using the device in a PCIe Gen3 application and would like your confirmation on two points:

  1. Is it acceptable to use the DS100BR410 to redrive a single PCIe 3.0 data lane (one differential pair) while simultaneously using one of the device’s other channels to re-drive the PCIe reference clock (i.e. using a channel as a clock redriver)? 

  2. If using a data channel for the clock is not recommended, do you offer (or recommend) a dedicated HCSL clock buffer that is suitable for PCIe reference clock distribution and that meets low jitter/HCSL requirements? Preferably we are looking for parts with automotive qualification (AEC-Q100) or rad-hard variants - if those exist, could you point us to the recommended part numbers?

Thank you in advance for your help.

Best regards,
Michał