• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 96 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867IR: Simulation results

Usman Khan
Prodigy 50 points

Part Number: DP83867IR

Hi,

I have ran the simulation for DP83867IR, TX lines and attached the results of the same. Kindly validate the reaults and let me know if this all can be considered as passed. I have a slight ring back on VIL with case1, the case1 is with addition of C_Comp caps of 4.8pF added near the PHY. Is this ring back on VIL is acceptable?

Thanks,

Usman

 AM64_ANI_LVCMOS_CPSW_RGMII1_Fast_1P8_IO.pdf 

  • 0
    TI__Mastermind 22941 points

    Hi Usman,

    As previously discussed, as long as the ringback does not violate Vcc/2 and meet setup/hold time from Vcc/2, it will meet the PHY’s RGMII standards. Rise and fall time do not matter much for the PHY.

    Best,
    J