Part Number: SN65LVDS31
Other Parts Discussed in Thread: SN65LVDS32
Dear Team,
Kindly provide Linux driver for SN65LVDS31DR and SN65LVDS32DR compatible to Linux6.6 version.
Regards,
Nikhil K
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: SN65LVDS31
Other Parts Discussed in Thread: SN65LVDS32
Dear Team,
Kindly provide Linux driver for SN65LVDS31DR and SN65LVDS32DR compatible to Linux6.6 version.
Regards,
Nikhil K
Hi Nikhil,
These devices do not have any software drivers associated with them since they do not have any firmware or programming capabilities. SN65LVDS31 is an LVDS transmitter that converts single-ended TTL signals to differential LVDS signals, and the SN65LVDS32 is an LVDS receiver that converts differential LVDS signals to single-ended TTL signals. You can think of them in the same way as level shifters or voltage translators.
Regards,
Matt
Hi Matt,
Thanks fort the reply,
We want to perform a loopback test between the SN65LVDS31DR (LVDS driver) and the SN65LVDS32DR (LVDS receiver), and we need to measure the data rate at both the sender and receiver sides. How can we achieve this?
Additionally, if the input pins of the SN65LVDS31DR are connected to GPIOs, is simply toggling the GPIO sufficient for testing?
Kindly provide the detailed procedure for performing this test.
Regards,
Nikhil K
Hi Nikhil,
The SN65LVDS31 driver can transmit up to 400 Mbps, but the SN65LVDS32 receiver can receive up to 100 Mbps, so your system solution with these 2 devices will have a max data rate of 100Mbps. To test this, connect the differential lines of the driver and the receiver together, taking proper considerations for an LVDS bus. Power on the devices, drive the LVTTL input pin (xA) of the driver with a 100 Mbps signal, and measure the LVTTL output pin (xY) of the receiver. As a long as the GPIO meets the threshold/timing requirements for the driver input, that should work as your input source.
Regards,
Matt
Hi Matt,
Below EVM of document of SN65LVDS31 and SN65LVDS32 suggest to use the "function generator capable of supplying TTL level signaling rates of up to 400 Mbps" for TTL signal generation, can you share the recommended function generator part and its details.
https://www.ti.com/lit/ug/sllu016c/sllu016c.pdf?ts=1733151474222&ref_url=https%253A%252F%252Fwww.ti.com%252Ftool%252FSN65LVDS31-32BEVM
Also is there any procedure to generate 100Mbps signal using FPGA IO pins (which are connected to LVTTL input pin (xA) of the driver) . Kindly share if any references available.
Regards,
Nikhil K
Hi Nikhil,
Any function generator that supports at least 200MHz output frequency will work. Something like this should work, even though I have not tested this specific equipment: https://www.testequity.com/product/38793-1-SDG6022X?gad_source=1&gad_campaignid=15242426829&gclid=Cj0KCQiAo4TKBhDRARIsAGW29bcxDG6ggtH2P3dV5Ep0XYcyrdSL5HYG4hH5l9x1snECJfqCImg3HoQaAkjpEALw_wcB
For the FPGA question, you should reach out to the FPGA manufacturer. They will know their product the best.
Regards,
Matt