Part Number: DS250DF810
We met a bit error issue with the DS250DF810 and QSFP28 optical module. During debugging, we found that one of the lanes had an eye diagram problem.
The insertion loss from the optical module to the retimer RX on this lane was about 6 dB. After optimizing the process as the table below, CDR can lock, but the HEO was only 0.187500 UI, and the VEO was only 90.6 mV.
Do you have other suggestion to improve RX eye?
|
step |
instruction |
register |
Init value |
Setting value |
mask |
result |
|
1 |
Select channel 6 |
0xFC |
0x00
|
0x40
|
0xFF
|
0x40
|
|
2 |
Enables SMBUS access to the channels specified in Reg_0xFC |
0xFF |
0x20 |
0x01 |
0xFF
|
0x01 |
|
3 |
Enable continuous DFE adaption |
0x7F |
0x29 |
0x10 |
0x10 |
0x39 |
|
4 |
enable DFE override |
0x23 |
0x40 |
0x40 |
0x40 |
0x40 |
|
5 |
enable DFE(DFE_PD=0), enable DFE taps 3-5 |
0x1E |
0xE9
|
0x02 |
0x0A |
0xE3 |
|
6 |
enable CTLE override |
0x2D |
0x30 |
0x08 |
0x08 |
0x38 |
|
7 |
Setting CTLE boost value to 0x00 |
0x03 |
0x00 |
0x00 |
0xFF |
0x00 |
|
8 |
Setting VGA low-gain mode |
0x8e |
0x00 |
0x00 |
0xFF |
0x00 |
|
9 |
Setting EQ high-gain mode and disable CTLE limiting output mode |
0x13 |
0xb0 |
0xb0 |
0xFF |
0xb0 |
|
10 |
Reduce CTLE bias current, to reduce the applied boost |
0x1a |
0x58 |
0x50 |
0x08 |
0x50 |
|
11 |
Set DFE tap 1 polarity to 0, DFE tap weight to 2 |
0x12 |
0x83 |
0x02 |
0xFF |
0x02 |
|
12 |
Puts the CDR into RESET |
0x0A |
0x00 |
0x0C |
0x0C |
0x0C |
|
13 |
Releases the CDR from reset |
0x0A |
0x0C |
0x00 |
0x0C |
0x00 |
