This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UH984-Q1: BCC_WDOG_TIME 983-984

Part Number: DS90UH984-Q1

Hi Team,

 

Our architecture is 983+984 operating in FPD4 mode. (single lane)

We would like to set BCC_WDOG time to let if unexpected event occur, the CLK stuck time could be shorter and my questions are showing as below. Out target is 24ms.

  1. Should we set 983 main page 0x29 register or 984 main page 0x29 register?
  2. Can we manually produce the fault to confirm if the BCC_WDOG time works?
  3. May you share the side effect if we shorter the BCC_WDOG time?

image.png

 

Regards,

Roy