Part Number: TUSB9261
Dear Technical Support Team,
I am currently conducting SATA signal integrity testing on the TUSB9261 (USB 3.0 to SATA bridge chip), focusing on enabling the LPB (Long Pattern Bit) test mode for compliance verification. I urgently need the official TI compliance test firmware and its accompanying operational documentation to perform this test effectively. Below are the specific items I need and related details.
1. Required Firmware & Documentation List
|
Item
|
Details
|
Purpose
|
|
Compliance Test Firmware
|
Official firmware to enable SATA test modes (LPB mode, test pattern generation, etc.), including firmware binary files (e.g., .bin) and version information
|
To force-enable LPB mode via I2C for SATA signal integrity testing (eye diagram, jitter, BER, etc.)
|
|
Firmware Programming Guide
|
Step-by-step instructions for burning the compliance test firmware to TUSB9261 (using TUSB926x FlashBurner Utility, SLLC414), including hardware setup (jumper settings), software operation, and troubleshooting
|
To ensure successful firmware burning and avoid operational errors
|
|
Register Mapping Document
|
I2C/SPI register addresses and configuration values for enabling LPB mode, especially confirming the validity of I2C slave address 0x2D and LPB mode-related registers
|
To correctly configure the registers for enabling LPB mode and other test functions
|
|
SATA Compliance Test Guide
|
Official guidelines for TUSB9261 SATA signal integrity testing, including test item definitions, compliance criteria, test setup diagrams, and oscilloscope/fixture configuration
|
To align with TI's standardized test process and ensure test results meet SATA 2.6 specification requirements
|
2. Current Challenges
-
I cannot find the official TUSB9261 compliance test firmware (e.g., TUSB9261-COMPLIANCE-TOOL) on TI's official website; most links are invalid or lead to non-compliance firmware (e.g., SLLC416 default firmware).
-
The default firmware (SLLC416) does not support LPB mode enabling via I2C register 0x2D, and there is a lack of clear register mapping documentation for the compliance test firmware.
-
I need to confirm whether the I2C slave address 0x2D for enabling LPB mode is determined by hardware pin configuration or firmware mapping, and how to modify it if necessary.
3. Specific Requests
-
Provide download links for the official TUSB9261 compliance test firmware and its release notes.
-
Supply the firmware programming guide (including FlashBurner operation steps and hardware setup) and register mapping document for the compliance test firmware.
-
Offer the TUSB9261 SATA compliance test guide (official document number preferred) to clarify test procedures and criteria.
-
Confirm the validity of the I2C slave address 0x2D for enabling LPB mode and provide the correct register configuration values (e.g., mode enable, rate selection).
I would highly appreciate your prompt assistance in providing these critical resources, as they are essential for completing the SATA signal integrity testing. Please feel free to contact me if you need any additional information.
Looking forward to your reply.
Best regards,
