• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 35 subscribers
  • Views 135 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCA6416A: I2C Bus Clear

Shuhei Goto
Expert 6500 points

Part Number: TCA6416A

Hi team,

Could you support following question please?

[Q1]
Does this device support Bus Clear as defined in the I2C bus specification?
Also, does the bus clear process initialize the registers?

[Q2]
Are the registers initialized by Power-On Reset (POR) in this device?

Best regards,
Goto

  • +1
    Guru 322640 points

    1. Bus Clear is not a separate feature. The I²C Specification suggests this method to get any I²C device out of a wrong state that was probably caused by it missing a clock edge. The TCA6416A will see and correctly handle the STOP condition after a Bus Clear. Its registers will not be affected, unless the I²C transaction before the Bus Clear looked like a register write to the TCA6416A.

    2. Yes. The datasheet specifies the default values of the registers after a reset.

  • 0
    TI__Guru 60108 points

    Hi Goto,

    Please let me know if you have any more questions. 

    Regards,

    Tyler

  • 0 in reply to Tyler Townsend
    TI__Expert 6500 points

    Hi Clemens, Tyler,

    Thank you.

    What is the appropriate communication sequence after the I2C bus clear process?
    Are the following steps OK?
    'The master side outputs SCL 9CLK, issues stop once, and then start before moving on to subsequent Read/Write.'

    Best regards,
    Goto

  • +1 in reply to Shuhei Goto
    Guru 322640 points

    After the STOP, further communication can proceed normally. A START must be sent only at the start of a normal I²C transaction.