Part Number: XIO2001
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: XIO2001
Hi Cameron,
Could you please elaborate more on the issues you are seeing with the device, as well as the power sequencing you did before the fix? We think the issues with the device could likely be caused by not following the sequence.
Best regards,
Greg
With our current design, GRST is always OPEN, therefore it is internally pulled HIGH as soon as 3.3V comes up. We are unable to 'see' the bridge and/or downstream devices. Our fix is to assert GRST to GND on startup and deassert the pin to HIGH as soon as 3.3V plane is up. We have not yet fabbed the solution on any new revisions but we believe this would solve our intermittent issue.
Thank you.
Cameron
Hi Cameron,
Thanks for clarifying. If GRST# is being de-asserted before the 3.3V/1.5V is stable high, it can cause issues with the device's initialization and subsequent link training.
Best regards,
Greg