Part Number: TUSB4020BI
Hi Team,
Power sequencing required for active reset? If yes, what was the timing requirements for VDD33 and VDD11

There is a contradiction between the information provided in the datasheet and the schematic checklist.

This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: TUSB4020BI
Hi Team,
Power sequencing required for active reset? If yes, what was the timing requirements for VDD33 and VDD11

There is a contradiction between the information provided in the datasheet and the schematic checklist.

there are two conditions:
1: if VDD is stable before VDD33, 1uf cap on GRST is needed.
2: if if VDD33 is stable before VDD, GRST should be low at least 3ms after VDD stable either controlled by external signal or with larger Cap ( >2uf(.
Best
Brian