Part Number: DP83826I
We did a new design with the DP83826I and had some struggels with the LEDs and there abilities.
PHY is in enhanced mode (MII).
None of the LED(0-3) Pins has default an Link output by default (LEDCFG), right?
The only cfg_ledX_gpio_ctrl who is not writeable ist cfg_led3_gpio_ctrl, right?
The Configuration of the Link signal in Register LEDCR (0x18) of an PHY internatl Signal who can be mapped to on of the 3 cfg_ledX_gpio_ctrl (Not LED3), right?
MLED is the synonyme of LED0, right?
What excaltly does MLEDCR Bit 9?
With Register LEDCFG2 the logic of LED-Pin 1, Led-Pin2 can be inverted or a fixed value can be given out, right?
There are several register related to LED who are type R/W but undokumented and from type "Reserved" (LEDCFG Bit 3-0, LEDCR Bit 0, MLEDCR Bit 15-10 & 8-7, ...), thats confusing.
What we need is a pin who reacts as a Link for EtherCat by default.
It look like there is none who did this by defaut, right.



