This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM62A3: AM62A34ASMSIANFRQ1 DDR4 clk RE issue

Part Number: AM62A3

hi expert 

we are using AM62A34ASMSIANFRQ1 , the DDR4 clk is set as 800MHZ ,and we find that the harmonic frequece 1.6G is above the limit during EMC RE test . 

we had enable DBI . and we find the PLL support SCG , can we set SCG enable? how to set it ? 

image.png

  • Spread spectrum is not supported for DDR PLL.  You can possibly mitigate the harmonics by slightly changing the DDR frequency to 790MHz for example.

    BTW, speed grade of the AM62A you are using is capable of max DDR frequency of 1600MHz.  So you could run at 1580Mhz for example.  Use the DDR Register Configuration Tool to change the DDR configuration for the new frequency: dev.ti.com/.../

    Regards,

    James 

  • Dear Dong.

    would you please check the post from James and let us know your feedback?

    Spread spectrum is not supported for DDR PLL.  You can possibly mitigate the harmonics by slightly changing the DDR frequency to 790MHz for example.

    BTW, speed grade of the AM62A you are using is capable of max DDR frequency of 1600MHz.  So you could run at 1580Mhz for example.  Use the DDR Register Configuration Tool to change the DDR configuration for the new frequency: dev.ti.com/.../

    thanks a lot!

    yong

  • hi JJD ,Yong

    thank you for your quick feedback .  the DDR is running at 1600MHZ in my board ,not 800MHZ

    Finally , we plan to optimize the layout instead of changing DDR clock . 

    thank you . 

  • Dear Dong.

    okay, let us close this ticket.

    Please submit new ticket if you need support later.

    thanks a lot!

    yong