• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 103 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83TC812S-Q1: DP83TC812S-Q1 undocumented register sequences

Ethan Reiland
Prodigy 20 points

Part Number: DP83TC812S-Q1

Hello!

snla389f describes the sequence of register writes for initialization and TDR runs. Many of the registers/bits listed in these procedures are undocumented in the datasheet. Is there any documentation on what these bits are?

For context, we are having no issues using the sequence (the PHY basically works as expected), and understand that the startup registers are for OPEN Alliance compatibility.

Things seem to be working regardless, so it's not a huge issue if these are simply “bits you must set for compatibility/to run TDR”, but any extra details we can get would be appreciated to advise our own documentation/analysis.

  • +1
    TI__Mastermind 29252 points

    Hi Ethan,

    Note SNLA389G is the latest version of the app note which we would recommend using. We recommend following the initialization and TDR scripts exactly as shown. Some registers are reserved in datasheet as these should not be modified from the recommended value. These registers are adjusting DSP parameters to optimize link robustness. Let me know if you see any issues.

    Thanks,

    David