Part Number: LMH1239
Hi team,
The only differences appear in the registers highlighted in yellow; however, these registers are not described in the programming guide.

This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: LMH1239
Hi team,

Kyohei-san
Any chance you can share your schematic for review first?
Thanks
David
Kyohei-san
Thanks for sending the schematic. They have the optional 470nF external loop filter capacitor connected between LF+ and LF for reduced CDR loop bandwidth settings. But LOOP_BW_SEL pin looks to be floating which means reduced CDR loop bandwidth is not required. So there is a mis-match between the two, in this case these pins should be left floating.
Looking at the register map, register 0x06 reads a value of 0x36, so the CDR is locked. The data rate also read 1.5G, which matches with the expected HD-SDI data rate.
Thanks
David
Hi David-san,
Thank you for your support.
So there is a mis-match between the two, in this case these pins should be left floating.
The occurrence rate is relatively high. When switching between 1080 60i and 1080 59i, the issue occurs approximately once every five attempts.Does this happen all the time or once in a while?
Also when they say video output is not displayed correctly, what does it show? Blank screen or correct video with some flickers?
When not displayed correctly, can they probe the OUT0+/- with a scope? Can they share the scope waveform?
Do they see the same issue when using our EVM?
Best regards,
Kyohei
Kyohei-san
Can you please reach out to our local TI office and ask them to request LMH1239 EVM for you? I would like to confirm if the same issue can be observed on the EVM itself.
I will also wait for your scope waveform.
Thanks
David